Options
Shan, Chuan
Preferred name
Shan, Chuan
Official Name
Shan, Chuan
Research Output
Now showing 1 - 1 of 1
- PublicationDiscrete-time modelling and experimental validation of an All-Digital PLL for clock-generating networksIn this paper, we derive a mathematical model of an All-Digital Phase-Locked Loop (ADPLL) employing a time-to-digital phase detector. The model we suggest represents a nonlinear discrete-time map and provides significant benefits for the simulation of a single PLL, a network of PLLs or their design. In particular, the model allows us to take into account the jitter of the reference and local clocks and other noises. The mathematical model (the map) is then compared with a behavioural model implemented in MATLAB Simulink and displays identical results. The simulation of the mathematical and behavioural models are further compared with experimental measurements of a 65nm CMOS ADPLL and show a good agreement.
1094Scopus© Citations 12