Repository logo
  • Log In
    New user? Click here to register.Have you forgotten your password?
University College Dublin
    Colleges & Schools
    Statistics
    All of DSpace
  • Log In
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. College of Engineering & Architecture
  3. School of Electrical and Electronic Engineering
  4. Electrical and Electronic Engineering Research Collection
  5. Phase jitter dynamics of first-order digital phase-locked loops with frequency-modulated input
 
  • Details
Options

Phase jitter dynamics of first-order digital phase-locked loops with frequency-modulated input

Author(s)
Tertinek, Stefan  
Teplinsky, Alexey  
Feely, Orla  
Uri
http://hdl.handle.net/10197/3593
Date Issued
2008-05-18
Date Available
2012-05-01T11:24:54Z
Abstract
Inherent to digital phase-locked loops is frequency quantization in the number-controlled oscillator which prevents the loop from locking exactly onto its reference signal and introduces unwanted phase jitter. This paper investigates the effect of frequency quantization in a first-order loop with a frequency-modulated input signal. Using tools of nonlinear dynamics, we show that, depending on the modulation amplitude, trajectories in the phase space eventually fall into either an invariant region or a trapping region, the boundaries of which give useful bounds on the steady-state phase jitter excursion. We also derive a sufficient condition for the maximum modulation amplitude to prevent loop cycle slipping.
Sponsorship
Science Foundation Ireland
Type of Material
Conference Publication
Publisher
IEEE
Copyright (Published Version)
2008 IEEE
Subjects

Phase-locked loops

Phase jitter

Subject – LCSH
Phase-locked loops
Frequencies of oscillating systems
Oscillators, Electric
DOI
10.1109/ISCAS.2008.4541725
Web versions
http://dx.doi.org/10.1109/ISCAS.2008.4541725
Language
English
Status of Item
Peer reviewed
Journal
IEEE International Symposium on Circuits and Systems, 2008. ISCAS 2008 [proceedings]
Conference Details
IEEE International Symposium on Circuits and Systems (ISCAS), Seattle, USA, 18-21 May 2008
ISBN
978-1-4244-1683-7
This item is made available under a Creative Commons License
https://creativecommons.org/licenses/by-nc-sa/1.0/
File(s)
Loading...
Thumbnail Image
Name

Iscas08_Tertinek_Teplinsky_Feely_final_04_02_08.pdf

Size

662.34 KB

Format

Adobe PDF

Checksum (MD5)

b5b9b3599f51b3a44e88424de6d7ee62

Owning collection
Electrical and Electronic Engineering Research Collection

Item descriptive metadata is released under a CC-0 (public domain) license: https://creativecommons.org/public-domain/cc0/.
All other content is subject to copyright.

For all queries please contact research.repository@ucd.ie.

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement