Repository logo
  • Log In
    New user? Click here to register.Have you forgotten your password?
University College Dublin
    Colleges & Schools
    Statistics
    All of DSpace
  • Log In
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. College of Science
  3. School of Computer Science
  4. Computer Science Research Collection
  5. Graph Partitioning for Reconfigurable Topology
 
  • Details
Options

Graph Partitioning for Reconfigurable Topology

Author(s)
Ajwani, Deepak  
Ali, Shoukat  
Morrison, John P.  
Uri
http://hdl.handle.net/10197/9900
Date Issued
2012-08-16
Date Available
2019-04-11T07:46:35Z
Abstract
Optical circuit switches have recently been proposed as a low-cost, low-power and high-bandwidth alternative to electronic switches for the design of high-performance compute clusters. An added advantage of these switches is that they allow for a reconfiguration of the network topology to suit the requirements of the application. To realize the full potential of a high-performance computing system with a reconfigurable interconnect, there is a need to design algorithms for computing a topology that will allow for a high-throughput load distribution, while simultaneously partitioning the computational task graph of the application for the computed topology. In this paper, we propose a new framework that exploits such reconfigurable interconnects to achieve these interdependent goals, i.e., to iteratively co-optimize the network topology configuration, application partitioning and network flow routing to maximize throughput for a given application. We also present a novel way of computing a high-throughput initial topology based on the structural properties of the application to seed our co-optimizing framework. We show the value of our approach on synthetic graphs that emulate the key characteristics of a class of stream computing applications that require high throughput. Our experiments show that the proposed technique is fast and computes high-quality partitions of such graphs for a broad range of hardware parameters that varies the bottleneck from computation to communication.
Sponsorship
Irish Research Council for Science, Engineering and Technology
Other Sponsorship
IBM
Type of Material
Conference Publication
Publisher
IEEE
Start Page
836
End Page
847
Copyright (Published Version)
2012 IEEE
Subjects

Graph-partitioning al...

Reconfigurable topolo...

Optical circuit switc...

Co-optimization

DOI
10.1109/IPDPS.2012.80
Language
English
Status of Item
Peer reviewed
Journal
Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium: 21-25 May 2012 / Shanghai, China
Conference Details
The 2012 IEEE International Parallel and Distributed Symposium (IPDPS), 21-25 May 2012, Shanghai, China
ISBN
978-1-4673-0975-2
ISSN
1530-2075
This item is made available under a Creative Commons License
https://creativecommons.org/licenses/by-nc-nd/3.0/ie/
File(s)
No Thumbnail Available
Name

ajwani_ipdps12.pdf

Size

196.06 KB

Format

Adobe PDF

Checksum (MD5)

539939e4e21e5bfcb2409d20442953d0

Owning collection
Computer Science Research Collection

Item descriptive metadata is released under a CC-0 (public domain) license: https://creativecommons.org/public-domain/cc0/.
All other content is subject to copyright.

For all queries please contact research.repository@ucd.ie.

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement