Repository logo
  • Log In
    New user? Click here to register.Have you forgotten your password?
University College Dublin
    Colleges & Schools
    Statistics
    All of DSpace
  • Log In
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. College of Engineering & Architecture
  3. School of Electrical and Electronic Engineering
  4. Electrical and Electronic Engineering Research Collection
  5. Binary phase detector gain in bang-bang phase-locked loops with DCO jitter
 
  • Details
Options

Binary phase detector gain in bang-bang phase-locked loops with DCO jitter

Author(s)
Tertinek, Stefan  
Gleeson, James  
Feely, Orla  
Uri
http://hdl.handle.net/10197/3580
Date Issued
2010-12-10
Date Available
2012-04-19T14:51:48Z
Abstract
Bang-bang phase-locked loops (BBPLLs) are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). In the presence of jitter, the nonlinear loop is typically analyzed by linearizing the BPD and applying linear transfer functions in the analysis. In contrast to a linear PD, the linearized gain of a BPD depends on the rms jitter and the type of jitter (either non-accumulative
or accumulative). Previous works considered the case of nonaccumulative reference clock jitter and showed that the BPD gain is inversely proportional to the rms jitter when the latter is small or large. In this brief we consider the case of accumulative
DCO jitter and derive an asymptotic closed-form expression for the BPD gain which becomes exact in the limit of small and large
jitter. Contrary to the reference clock jitter case, the BPD gain is constant for small DCO jitter and is inversely proportional to the square of jitter for large DCO jitter; in the latter case, the
timing jitter has a normal-Laplace distribution.
Sponsorship
Science Foundation Ireland
Type of Material
Journal Article
Publisher
IEEE
Journal
IEEE Transactions on Circuits and Systems Part II
Volume
57
Issue
12
Start Page
941
End Page
945
Copyright (Published Version)
2010 IEEE
Subjects

Phase-locked loop

Bang-bang

Timing jitter

Binary phase detector...

Asymptotic analysis

Subject – LCSH
Phase-locked loops
Phase detectors
Asymptotic expansions
DOI
10.1109/TCSII.2010.2083110
Web versions
http://dx.doi.org/10.1109/TCSII.2010.2083110
Language
English
Status of Item
Peer reviewed
ISSN
1549-7747
This item is made available under a Creative Commons License
https://creativecommons.org/licenses/by-nc-sa/1.0/
File(s)
Loading...
Thumbnail Image
Name

TCASII10_Tertinek_Gleeson_Feely_final_04_09_10.pdf

Size

181.12 KB

Format

Adobe PDF

Checksum (MD5)

c102e0b8f8b24e1620d219c1102d3a9c

Owning collection
Electrical and Electronic Engineering Research Collection

Item descriptive metadata is released under a CC-0 (public domain) license: https://creativecommons.org/public-domain/cc0/.
All other content is subject to copyright.

For all queries please contact research.repository@ucd.ie.

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement