Repository logo
  • Log In
    New user? Click here to register.Have you forgotten your password?
University College Dublin
    Colleges & Schools
    Statistics
    All of DSpace
  • Log In
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. College of Engineering & Architecture
  3. School of Electrical and Electronic Engineering
  4. Electrical and Electronic Engineering Research Collection
  5. Output-jitter performance of second-order digital bang-bang phase-locked loops with nonaccumulative reference clock jitter
 
  • Details
Options

Output-jitter performance of second-order digital bang-bang phase-locked loops with nonaccumulative reference clock jitter

Author(s)
Tertinek, Stefan  
Feely, Orla  
Uri
http://hdl.handle.net/10197/3594
Date Issued
2011-06
Date Available
2012-05-01T11:34:14Z
Abstract
Bang-bang phase-locked loops (BBPLLs) are inherently nonlinear systems due to the binary phase detector (BPD). While they are typically used for clock and data recovery, the ongoing trend toward digital loop implementations has resulted in several digital BBPLLs (DBBPLLs) suitable for frequency synthesis. This brief investigates the effect of nonaccumulative reference clock jitter (due to white phase noise) in second-order DBBPLLs, comparing the output jitter with that of first-order DBBPLLs. For small clock jitter, the nonlinear loop behavior is modeled as a two-dimensional Markov chain, and the output jitter is smaller than but close to that of a first order loop. For large clock jitter, the BPD nonlinearity is linearized, and the output jitter is larger than that of a first order loop; it is proportional to clock jitter and inversely proportional to the square root of the stability factor—the ratio of the proportional path gain to the integral-path gain of the digital loop filter.
Sponsorship
Science Foundation Ireland
Type of Material
Journal Article
Publisher
IEEE
Journal
IEEE Transactions on Circuits and Systems Part II
Volume
58
Issue
6
Start Page
331
End Page
335
Copyright (Published Version)
2011 IEEE
Subjects

Phase-locked loop

Bang-bang

Markov chain

Timing jitter

Binary phase detector...

Subject – LCSH
Phase-locked loops
Markov processes
Phase detectors
DOI
10.1109/TCSII.2011.2149650
Web versions
http://dx.doi.org/10.1109/TCSII.2011.2149650
Language
English
Status of Item
Peer reviewed
ISSN
1549-7747
This item is made available under a Creative Commons License
https://creativecommons.org/licenses/by-nc-sa/1.0/
File(s)
Loading...
Thumbnail Image
Name

TCASII11_Tertinek_Feely_final_12_03_11.pdf

Size

175.47 KB

Format

Adobe PDF

Checksum (MD5)

cc6365a69f10a4d0198113dd9755c1ad

Owning collection
Electrical and Electronic Engineering Research Collection

Item descriptive metadata is released under a CC-0 (public domain) license: https://creativecommons.org/public-domain/cc0/.
All other content is subject to copyright.

For all queries please contact research.repository@ucd.ie.

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement