Challenges in On-Chip Antenna Design and Integration with RF Receiver Front-End Circuitry in Nanoscale CMOS for 5G Communication Systems
Files in This Item:
|2019-04_access_keshavarz_ant.pdf||13.57 MB||Adobe PDF||Download|
|Title:||Challenges in On-Chip Antenna Design and Integration with RF Receiver Front-End Circuitry in Nanoscale CMOS for 5G Communication Systems||Authors:||Hedayati, Mahsa Keshavarz; Abdipour, Abdolali; Sarraf Shirazi, Reza; Cetintepe, Cagri; Staszewski, Robert Bogdan; et al.||Permanent link:||http://hdl.handle.net/10197/11044||Date:||18-Mar-2019||Online since:||2019-08-26T14:36:54Z||Abstract:||This paper investigates design considerations and challenges of integrating on-chip antennas in nanoscale CMOS technology at millimeter-wave (mm-wave) to achieve a compact front-end receiver for 5G communication systems. Solutions to overcome these challenges are offered and realized in digital 28-nm CMOS. A monolithic on-chip antenna is designed and optimized in the presence of rigorous metal density rules and other back-end-of-the-line (BEoL) challenges of the nanoscale technology. The proposed antenna structure further exploits ground metallization on a PCB board acting as a reflector to increase its radiation efficiency and power gain by 37.3% and 9.8 dB, respectively, while decreasing the silicon area up to 30% compared to the previous works. The antenna is directly matched to a two-stage low noise amplifier (LNA) in a synergetic way as to give rise to an active integrated antenna (AIA) in order to avoid additional matching or interconnect losses. The LNA is followed by a double-balanced folded Gilbert cell mixer, which produces a lower intermediate frequency (IF) such that no probing is required for measurements. The measured total gain of the AIA is 14 dBi. Its total core area is 0.83 mm2 while the total chip area, including the pad frame, is 1.55 \times 0.85 mm2.||Funding Details:||Science Foundation Ireland||Type of material:||Journal Article||Publisher:||Institute of Electrical and Electronics Engineers (IEEE)||Journal:||IEEE Access||Volume:||7||Start page:||43190||End page:||43204||Copyright (published version):||2019 the Authors||Keywords:||5G; Mm-wave; Nanometer-scale CMOS; 28 nm CMOS; Active integrated antenna (AIA); Antenna-on-chip (AoC); RF front-end; Low noise amplifier (LNA); Folded Gilbert cell mixer; On-chip transformer||DOI:||10.1109/ACCESS.2019.2905861||Language:||en||Status of Item:||Peer reviewed|
|Appears in Collections:||Electrical and Electronic Engineering Research Collection|
Show full item record
This item is available under the Attribution-NonCommercial-NoDerivs 3.0 Ireland. No item may be reproduced for commercial purposes. For other possible restrictions on use please refer to the publisher's URL where this is made available, or to notes contained in the item itself. Other terms may apply.