Options
Investigation of first-order digital bang-bang phase-locked loops with reference clock jitter
Author(s)
Date Issued
2008-10-16
Date Available
2012-04-19T15:05:18Z
Abstract
Bang-bang phase-locked loops (BBPLLs) are a class of PLLs with a binary-quantized phase detector (BPD). They are widely used in clock and data recovery circuits and have
recently been implemented as digital BBPLLs for high-bandwidth synthesis. This paper investigates a first-order digital BBPLL
with reference clock jitter. We derive the Chapman-Kolmogorov equation which statistically characterizes the timing jitter process. The numerical solution of this equation allows us to compute the timing jitter probability density function (PDF) in steadystate and to examine the effect of varying loop detuning and
RMS reference clock jitter on the timing offset, the RMS timing jitter and the mean number of steps to slip a cycle. The analysis
shows that the steady-state PDF is Gaussian-like only for a small range of RMS clock jitter values, which leads to a new curve for
the BPD gain as a function of jitter.
Sponsorship
Science Foundation Ireland
Type of Material
Conference Publication
Publisher
IEEE
Copyright (Published Version)
2008 IEEE
Subject – LCSH
Phase-locked loops
Gaussian processes
Web versions
Language
English
Status of Item
Peer reviewed
Part of
Ellervee, P., Jervan, G., Ring-Nielson, I. (eds.). 26th Norchip Conference : Tallinn, Estonia 17 - 18 November 2008 : Formal Proceedings
Conference Details
Paper presented at the Nordic microelectronics conference (NORCHIP), Tallinn, Estonia, 17-18 November, 2008
ISBN
978-1-4244-2493-1
This item is made available under a Creative Commons License
File(s)
Owning collection
Scopus© citations
6
Acquisition Date
Mar 28, 2024
Mar 28, 2024
Views
1574
Acquisition Date
Mar 28, 2024
Mar 28, 2024
Downloads
514
Last Week
2
2
Last Month
13
13
Acquisition Date
Mar 28, 2024
Mar 28, 2024