Overview of Software Level Power Consumption Models and Power Saving Techniques for Embedded DSP Processors

Title: Overview of Software Level Power Consumption Models and Power Saving Techniques for Embedded DSP Processors
Authors: Casas-Sanchez, M.
Rizo-Morente, J.
Bleakley, Chris J.
Permanent link: http://hdl.handle.net/10197/7099
Date: 25-Nov-2005
Abstract: Unlike DSP compilation for high performance, research for low power optimisation has received little attention, although power dissipation is a critical issue for mobile devices. This paper presents an overview of power consumption models and power saving techniques for embedded DSP processors applications and evaluates their application to the Texas Instruments TMS320VC5510 Digital Signal Processor. Software level power consumption models introduced in the literatureare presented, along with their advantages and disadvantages. Several power saving techniques are presented, discussing their relevance for the VC5510 processor architecture. The significance of various instruction components with respect to consumption are considered in detail.
Type of material: Conference Publication
Keywords: Energy consumptionInstruction level power modelsFunctional level power modelPerformance
Other versions: http://www.cs.ucd.ie/staff/cbleakley/home/papers/dcis05_defi_bf_review.pdf
Language: en
Status of Item: Peer reviewed
Conference Details: Conference on Design of Circuits and Integrated Systems (DCIS), Lisbon, Portugal, 23 - 25 November, 2005
Appears in Collections:Computer Science Research Collection

Show full item record


checked on May 25, 2018

Google ScholarTM


This item is available under the Attribution-NonCommercial-NoDerivs 3.0 Ireland. No item may be reproduced for commercial purposes. For other possible restrictions on use please refer to the publisher's URL where this is made available, or to notes contained in the item itself. Other terms may apply.