Design and built-in characterization of digital-to-time converters for ultra-low power ADPLLs
|Title:||Design and built-in characterization of digital-to-time converters for ultra-low power ADPLLs||Authors:||Chen, Peng
Staszewski, Robert Bogdan
|Permanent link:||http://hdl.handle.net/10197/7300||Date:||18-Sep-2015||Abstract:||The newly proposed phase-prediction counter-based ADPLL has achieved a wireless standard-compliant performance at ultra-low power consumption. The digital-to-time converter (DTC) is the key enabler but is nonlinearity can easily create fractional spurs. This paper analyzes the effect of the DTC nonlinearity on in-band fractional spurs and proposes a method to characterize it in a built-in fashion by means of a fine-resolution ΔΣ TDC that forms an outer loop with the DTC. The TDC is realized in 40nm CMOS and exhibits only 1.8ps rms of random jitter.||Type of material:||Conference Publication||Publisher:||IEEE||Copyright (published version):||2015 IEEE||Keywords:||Fractional spurs;TDC;DTC;ADPLL||DOI:||10.1109/ESSCIRC.2015.7313882||Language:||en||Status of Item:||Peer reviewed||Is part of:||Proceedings of the ESSCIRC 2015 - 41st IEEE European Solid-State Circuits Conference(ESSCIRC) 2015||Conference Details:||ESSCIRC 2015 - 41st IEEE European Solid-State Circuits Conference (ESSCIRC), Graz, Austria, 14-18 September 2015|
|Appears in Collections:||Electrical and Electronic Engineering Research Collection|
Show full item record
This item is available under the Attribution-NonCommercial-NoDerivs 3.0 Ireland. No item may be reproduced for commercial purposes. For other possible restrictions on use please refer to the publisher's URL where this is made available, or to notes contained in the item itself. Other terms may apply.