A TDD/FDD SAW-less superheterodyne receiver with blocker-resilient band-pass filter and multi-stage HR in 28nm CMOS

Files in This Item:
File Description SizeFormat 
2015-01-26_vlsi_madadi_dtrx.pdf1.38 MBAdobe PDFDownload
Title: A TDD/FDD SAW-less superheterodyne receiver with blocker-resilient band-pass filter and multi-stage HR in 28nm CMOS
Authors: Madadi, Iman
Tohidian, Massoud
Cornelissens, Koen
Vandenameele, Patrick
Staszewski, Robert Bogdan
Permanent link: http://hdl.handle.net/10197/7301
Date: 19-Jun-2015
Abstract: A SAW-less discrete-time superheterodyne receiver (RX) with multi-stage harmonic rejection in 28nm CMOS, featuring highly linear LNTA, employs a novel blocker-resilient octal charge-sharing band-pass filter to achieve low power consumption. The RX features NF of 2.1 to 2.6dB, and IIP3 of 8 to 14 dBm, while drawing only 24 to 37 mW in different operation modes.
Type of material: Conference Publication
Publisher: IEEE
Copyright (published version): 2015 IEEE
Keywords: Superheterodyne receivers;Power consumption
DOI: 10.1109/VLSIC.2015.7231302
Language: en
Status of Item: Peer reviewed
Is part of: Proceedings of IEEE Symposium on VLSI Circuits (VLSI), Kyoto, Japan 2015
Conference Details: IEEE 2015 Symposium on VLSI Circuits (VLSI), Kyoto, Japan, 17 -19 June 2015
Appears in Collections:Electrical and Electronic Engineering Research Collection

Show full item record

SCOPUSTM   
Citations 50

2
Last Week
0
Last month
checked on Jun 15, 2018

Download(s) 50

122
checked on May 25, 2018

Google ScholarTM

Check

Altmetric


This item is available under the Attribution-NonCommercial-NoDerivs 3.0 Ireland. No item may be reproduced for commercial purposes. For other possible restrictions on use please refer to the publisher's URL where this is made available, or to notes contained in the item itself. Other terms may apply.