Digital Deep-Submicron CMOS Frequency Synthesis for RF Wireless Applications
Files in This Item:
|2002-08_staszewski_phd-thesis_adpll.pdf||2.77 MB||Adobe PDF||Download|
|Title:||Digital Deep-Submicron CMOS Frequency Synthesis for RF Wireless Applications||Authors:||Staszewski, Robert Bogdan||Permanent link:||http://hdl.handle.net/10197/8119||Date:||2002||Abstract:||Traditional designs of commercial frequency synthesizers for multi-GHz mobile RF wireless applications have almost exclusively employed the use of a charge-pump phase-locked loop (PLL), which acts as a local oscillator (LO) for both transmitter and receiver. Unfortunately, the circuits and techniques required are extremely analog intensive and utilize a process technology which is incompatible with a digital baseband. The author's research related to low-power and low-cost radio solutions has led to a novel all-digital synthesizer architecture that exploits strong advantages of a deep-submicron digital CMOS process technology as well as advances in digital very large scale of integration (VLSI) field. Its underlying theme is to maximize digitally-intensive implementation by operating in a synchronous phase domain. Chief benefit obtained with this architecture is to allow to integrate the RF front-end with the digital back-end onto a single silicon die. The presented frequency synthesizer naturally combines the transmitter modulation capability implemented in an all-digital manner. The pulse-shaping transmit filter and a class-E power amplifier are included to demonstrate the use of the proposed synthesizer in a targeted RF application. The ideas developed in this research project have been implemented in a Texas Instruments' deep-submicron CMOS process and demonstrated in a working silicon of Bluetooth transmitter for short-range communications.||Type of material:||Doctoral Thesis||Publisher:||University of Texas at Dallas||Copyright (published version):||2002 the Author||Keywords:||All-digital phase-locked loop; ADPLL; Time-to-digital converter (TDC); Digitally controlled oscillator (DCO)||DOI:||10.13140/RG.2.1.1975.4326||Language:||en||Status of Item:||Not peer reviewed|
|Appears in Collections:||Electrical and Electronic Engineering Research Collection|
Show full item record
This item is available under the Attribution-NonCommercial-NoDerivs 3.0 Ireland. No item may be reproduced for commercial purposes. For other possible restrictions on use please refer to the publisher's URL where this is made available, or to notes contained in the item itself. Other terms may apply.