Low-Cost FPGA Implementation of Volterra Series-Based Digital Predistorter for RF Power Amplifiers

Files in This Item:
 File SizeFormat
DownloadTMTT201004_LeiGuan_Final_Draft.pdf202.32 kBAdobe PDF
Title: Low-Cost FPGA Implementation of Volterra Series-Based Digital Predistorter for RF Power Amplifiers
Authors: Guan, LeiZhu, Anding
Permanent link: http://hdl.handle.net/10197/8645
Date: Apr-2010
Online since: 2017-07-12T11:15:23Z
Abstract: This paper presents a low-complexity and low-cost hardware implementation of a Volterra series-based digital predistorter (DPD). This is achieved by introducing two novel model complexity reduction techniques into the system, namely, lookup table assisted gain indexing and time-division multiplexing for multiplier sharing. Experimental results show that this novel DPD implementation uses much less hardware resources, but still maintains excellent performance compared to conventional approaches.
Type of material: Journal Article
Publisher: IEEE
Journal: IEEE Transactions on Microwave Theory and Techniques
Volume: 58
Issue: 4
Start page: 866
End page: 872
Copyright (published version): 2010 IEEE
Keywords: Volterra seriesLinearisation techniquesLookup table (LUT)Power amplifierPredistortion
DOI: 10.1109/TMTT.2010.2041588
Language: en
Status of Item: Peer reviewed
This item is made available under a Creative Commons License: https://creativecommons.org/licenses/by-nc-nd/3.0/ie/
Appears in Collections:Electrical and Electronic Engineering Research Collection

Show full item record

Citations 5

Last Week
Last month
checked on Sep 11, 2020

Page view(s)

Last Week
Last month
checked on Jun 26, 2022

Download(s) 50

checked on Jun 26, 2022

Google ScholarTM



If you are a publisher or author and have copyright concerns for any item, please email research.repository@ucd.ie and the item will be withdrawn immediately. The author or person responsible for depositing the article will be contacted within one business day.