Low-Cost FPGA Implementation of Volterra Series-Based Digital Predistorter for RF Power Amplifiers

Files in This Item:
File Description SizeFormat 
TMTT201004_LeiGuan_Final_Draft.pdf202.32 kBAdobe PDFDownload
Title: Low-Cost FPGA Implementation of Volterra Series-Based Digital Predistorter for RF Power Amplifiers
Authors: Guan, Lei
Zhu, Anding
Permanent link: http://hdl.handle.net/10197/8645
Date: Apr-2010
Abstract: This paper presents a low-complexity and low-cost hardware implementation of a Volterra series-based digital predistorter (DPD). This is achieved by introducing two novel model complexity reduction techniques into the system, namely, lookup table assisted gain indexing and time-division multiplexing for multiplier sharing. Experimental results show that this novel DPD implementation uses much less hardware resources, but still maintains excellent performance compared to conventional approaches.
Type of material: Journal Article
Publisher: IEEE
Journal: IEEE Transactions on Microwave Theory and Techniques
Volume: 58
Issue: 4
Start page: 866
End page: 872
Copyright (published version): 2010 IEEE
Keywords: Volterra seriesLinearisation techniquesLookup table (LUT)Power amplifierPredistortion
DOI: 10.1109/TMTT.2010.2041588
Language: en
Status of Item: Peer reviewed
Appears in Collections:Electrical and Electronic Engineering Research Collection

Show full item record

SCOPUSTM   
Citations 5

52
Last Week
0
Last month
checked on Oct 11, 2018

Download(s) 50

30
checked on May 25, 2018

Google ScholarTM

Check

Altmetric


This item is available under the Attribution-NonCommercial-NoDerivs 3.0 Ireland. No item may be reproduced for commercial purposes. For other possible restrictions on use please refer to the publisher's URL where this is made available, or to notes contained in the item itself. Other terms may apply.