Mode-locking in a network of kuramoto-like oscillators

DC FieldValueLanguage
dc.contributor.authorKoskin, Eugene-
dc.contributor.authorGalayko, Dimitri-
dc.contributor.authorFeely, Orla-
dc.contributor.authorBlokhina, Elena-
dc.date.accessioned2019-03-26T11:16:48Z-
dc.date.available2019-03-26T11:16:48Z-
dc.date.copyright2015 IEEEen_US
dc.date.issued2015-07-17-
dc.identifier.isbn9781479919604-
dc.identifier.issn2161-4393-
dc.identifier.urihttp://hdl.handle.net/10197/9687-
dc.descriptionThe 2015 International Joint Conference on Neural Networks (IJCNN), Killarney, Ireland, 12-16 July 2015en_US
dc.description.abstractIn this paper we consider a network of phase oscillators. We develop the equations that model the time evolution of the phase of each oscillator in the network. The oscillator represents a modified Kuramoto oscillator and in this study we discuss how these modifications are obtained. In the context of this study, we use this network to model a network of PLLs for distributed clock applications. We analyse analytically and numerically the synchronisation modes of this system for different types of the coupling function. We show that depending on the properties of the coupling function, the network displays either multiple coexisting synchronisation modes or only a single synchronisation mode. While in the context of clock generation, multiple synchronisation modes coexisting in the system at the same parameters are a parasitic phenomenon. However in the context of other application such as associative memory models, mode-locking can be seen a useful phenomenon. The results provide a deeper understanding of globally synchronised clock networks with applications in microprocessor design.en_US
dc.description.sponsorshipScience Foundation Irelanden_US
dc.language.isoenen_US
dc.publisherIEEEen_US
dc.rights© 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.en_US
dc.subjectContexten_US
dc.subjectTransfer functionsen_US
dc.subjectLocal oscillatorsen_US
dc.subjectSynchronizationen_US
dc.subjectStability analysisen_US
dc.subjectControlled Indexing clocksen_US
dc.subjectDigital phase locked loopsen_US
dc.subjectMicroprocessor chipsen_US
dc.titleMode-locking in a network of kuramoto-like oscillatorsen_US
dc.typeConference Publicationen_US
dc.internal.authorcontactothereugene.koskin@ucd.ieen_US
dc.internal.webversionshttps://www.ijcnn.org/2015-
dc.statusPeer revieweden_US
dc.identifier.doi10.1109/IJCNN.2015.7280728-
dc.neeo.contributorKoskin|Eugene|aut|-
dc.neeo.contributorGalayko|Dimitri|aut|-
dc.neeo.contributorFeely|Orla|aut|-
dc.neeo.contributorBlokhina|Elena|aut|-
dc.date.updated2019-03-22T14:35:30Z-
item.fulltextWith Fulltext-
item.grantfulltextopen-
Appears in Collections:Electrical and Electronic Engineering Research Collection
Files in This Item:
File Description SizeFormat 
Mode-Locking(Final).pdf530.52 kBAdobe PDFDownload
Show simple item record

SCOPUSTM   
Citations 50

2
Last Week
0
Last month
checked on Jun 17, 2019

Google ScholarTM

Check

Altmetric


This item is available under the Attribution-NonCommercial-NoDerivs 3.0 Ireland. No item may be reproduced for commercial purposes. For other possible restrictions on use please refer to the publisher's URL where this is made available, or to notes contained in the item itself. Other terms may apply.