Semianalytical model for high speed analysis of all-digital PLL clock-generating networks

DC FieldValueLanguage
dc.contributor.authorKoskin, Eugene-
dc.contributor.authorGalayko, Dimitri-
dc.contributor.authorFeely, Orla-
dc.contributor.authorBlokhina, Elena-
dc.date.accessioned2019-04-04T12:29:14Z-
dc.date.available2019-04-04T12:29:14Z-
dc.date.copyright2017 IEEEen_US
dc.date.issued2017-05-31-
dc.identifier.isbn9781467368520-
dc.identifier.issn0271-4310-
dc.identifier.urihttp://hdl.handle.net/10197/9824-
dc.descriptionThe 2017 IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, United States of America, 28-31 May 2017en_US
dc.description.abstractIn this paper, we propose the model of a network consisting of All-Digital Phase-Locked Loop Network in application to Clock-Generating Systems. The method is based on a solution of a system of non-linear finite-difference stochastic equations and allows us to perform high speed simulations of a distributed Clock Network on arbitrary topology. The result of our analysis show a good agreement with experimental measurements of a 65nm CMOS All-Digital Phase-Locked Loop Network.en_US
dc.description.sponsorshipScience Foundation Irelanden_US
dc.language.isoenen_US
dc.publisherIEEEen_US
dc.rights© 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.en_US
dc.subjectOscillatorsen_US
dc.subjectMathematical modelen_US
dc.subjectPhase locked loopsen_US
dc.subjectClocksen_US
dc.subjectDetectorsen_US
dc.subjectFrequency controlen_US
dc.subjectPhase frequency detectoren_US
dc.titleSemianalytical model for high speed analysis of all-digital PLL clock-generating networksen_US
dc.typeConference Publicationen_US
dc.internal.authorcontactothereugene.koskin@ucd.ieen_US
dc.internal.webversionshttp://iscas2017.org/-
dc.statusPeer revieweden_US
dc.identifier.doi10.1109/ISCAS.2017.8050582-
dc.neeo.contributorKoskin|Eugene|aut|-
dc.neeo.contributorGalayko|Dimitri|aut|-
dc.neeo.contributorFeely|Orla|aut|-
dc.neeo.contributorBlokhina|Elena|aut|-
dc.date.updated2019-03-22T14:47:22Z-
item.fulltextWith Fulltext-
item.grantfulltextopen-
Appears in Collections:Electrical and Electronic Engineering Research Collection
Files in This Item:
File Description SizeFormat 
PID4706127.pdf1.8 MBAdobe PDFDownload
Show simple item record

SCOPUSTM   
Citations 50

2
Last Week
0
Last month
checked on Jun 26, 2019

Google ScholarTM

Check

Altmetric


This item is available under the Attribution-NonCommercial-NoDerivs 3.0 Ireland. No item may be reproduced for commercial purposes. For other possible restrictions on use please refer to the publisher's URL where this is made available, or to notes contained in the item itself. Other terms may apply.