Statistical Simulations of Delay Propagation in Large Scale Circuits Using Graph Traversal and Kernel Function Decomposition

Files in This Item:
File Description SizeFormat 
freeley_smacd18.pdf303.71 kBAdobe PDFDownload
Title: Statistical Simulations of Delay Propagation in Large Scale Circuits Using Graph Traversal and Kernel Function Decomposition
Authors: Freeley, JenniferMishagli, DmytroBrazil, Thomas J.Blokhina, Elena
Permanent link: http://hdl.handle.net/10197/9827
Date: 5-Jul-2018
Online since: 2019-04-08T08:25:40Z
Abstract: In this paper we propose a new methodology to determine the delay of combinational logic circuits within the framework of statistical static timing analysis (SSTA). A new algorithm for the traversing of the timing graph is created and combined with a new technique of kernel function decomposition to find delay propagation through such a circuit. Assuming initial delays of the input signals and operation time of gates to be normally distributed, the exact analytical solution for a non-Gaussian probability density functions (PDF) of the resulting delay is obtained. Then, the approximation of a non-Gaussian PDF by a linear combination of kernel functions is proposed, and the initial Gaussian assumption is relaxed. This allowed us to build a novel closed-loop algorithm for the calculation of delay propagation in combinational circuits. Possible extensions and future steps are discussed.
Funding Details: European Commission - European Regional Development Fund
Science Foundation Ireland
Type of material: Conference Publication
Publisher: IEEE
Start page: 213
End page: 216
Copyright (published version): 2018 European Union
Keywords: Combinational logic circuitsStatistical static timing analysisTiming graphKernel function decompositionIntegrated circuit modeling
DOI: 10.1109/smacd.2018.8434901
Language: en
Status of Item: Peer reviewed
Is part of: 2018 SMACD: 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design
Conference Details: The 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Prague, Czech Republic, 2-5 July 2018
ISBN: 978-1-5386-5152-0
Appears in Collections:Electrical and Electronic Engineering Research Collection

Show full item record

SCOPUSTM   
Citations 50

2
Last Week
0
Last month
checked on Oct 12, 2019

Google ScholarTM

Check

Altmetric


This item is available under the Attribution-NonCommercial-NoDerivs 3.0 Ireland. No item may be reproduced for commercial purposes. For other possible restrictions on use please refer to the publisher's URL where this is made available, or to notes contained in the item itself. Other terms may apply.