

Fractional Spur Suppression in All-Digital Phase-Locked Loops

Peng Chen¹, XiongChuan Huang^{2,4}, Robert Bogdan Staszewski^{1,3}
¹Delft University of Technology, the Netherlands. ²IMEC, Belgium.
³University College Dublin, Ireland. ⁴Broadcom, CA, United States.

Abstract—In this paper, fractional spur suppression techniques for all-digital PLLs (ADPLLs) are summarized. The attention is paid to the recently proposed digital-to-time converter (DTC)-based ADPLL architecture. DTC’s nonlinearity dominates the fractional spurs contribution. Its influence is modeled with a pseudo phase-domain ADPLL and its relationship with the spur level is quantitatively described. An LMS algorithm is adopted to calibrate the DTC gain. Furthermore, an improved adaptive algorithm is proposed to suppress the fractional spurs.

I. INTRODUCTION

CMOS technology scaling favors the utilization of all-digital phase-locked loops (ADPLLs) for frequency synthesis [1]. One practical limitation of ADPLLs is fractional spurs, which occur when the PLL is in a fractional-N frequency relationship during which the frequency command word FCW = f_V/f_R is very close to an integer (i.e., so-called an “integer-N” channel) [2]. f_V is the generated variable frequency output; f_R is the input reference frequency. The fractional spurs are fundamentally due to the finite quantization of the phase detection mechanism [e.g., time-to-digital converter (TDC) resolution] and were first studied in [3]. Furthermore, TDC imperfections, such as wrong estimation of its gain as well as its non-linearities can worsen the fractional spurs. Frequency locations of these fractional spurs vary with FCW, but only for very small fractional values of FCW (when interpreted as in a signed format) they are close enough to dc, thus not being filtered out by the loop filter and causing undesired modulation of the oscillator.

Numerous techniques have been proposed to suppress the fractional spurs. In the traditional divider-based ADPLL, $\Sigma\Delta$ modulator is adopted to dither the divider value. However, the large quantization noise of the oscillator cycle period and TDC nonlinearity can severely affect the performance, especially for higher-order $\Sigma\Delta$ modulators producing large clock edge excursions. In the counter-based ADPLL, the TDC gain must be calibrated for process, voltage and temperature (PVT) variations, otherwise large fractional spurs could result. However, such calibration is quite straightforward and could be done entirely in the digital domain. Recent ADPLL architectural improvements replace the TDC with a digital-to-time converter (DTC) [4] and a combination of DTC and TDC [5] [6] [7].

II. FRACTIONAL SPURS

In [8], two techniques were proposed to reduce the level of fractional spurs: A gated-ring oscillator (GRO) TDC is used to first-order shape the TDC quantization noise and mismatches; and a digital correlation loop is applied to improve the phase noise performance. The key to algorithmic fractional spur minimization is “correlation” and an LMS algorithm should be foremostly considered. Furthermore, in [4], a sign-error

LMS algorithm is used to adjust the DTC gain. Moreover, Goertzel DTFT algorithm is included in the noise cancellation technique, which complicates the design. For the divider-based ADPLL, an excellent work is done in [9]. A TDC produces a multi-bit output and the DTC nonlinearity correction correlates the accumulated FCW_f (fractional part of FCW) and the detected phase error. This correction method is applied on the phase error before the digital loop filter, rather than the DTC gain. When PVT changes, TDC still has to cover a large range. TDC element scrambling is adopted to linearize the TDC performance at the price of increasing the in-band noise floor. When only the correlation loop to compensate the DTC gain error is enabled, the largest spur level drops from -24 dBc to -44 dBc. When the DTC nonlinearity correlation part is also enabled, the largest spur level drops to -57 dBc.

In another ADPLL [7], a single-bit TDC and two-stages of DTCs are chosen. A coarse stage and a fine stage DTC follow the integer divider of the oscillator clock. Now, the multipath correlation scheme is applied on the coarse DTC, which can cancel its nonlinearity. As for the fine DTC, correlation is used only to calibrate its gain. The largest in-band fractional spur achieved is lower than -52 dBc, keeping the same in-band noise floor level. Then, a multipath correlation scheme is applied on the fine DTC, achieving -67 dBc in-band fractional spur level. The whole background calibration is termed there a pre-distortion. In [10], the spur cancellation is also based on correlation, but it is gradient-based and can reduce the spur level by more than 20 dB. Even for an analog PLL [11], correlation can still be used to adjust the DTC gain.

III. DTC NONLINEARITY’S EFFECT ON FRACTIONAL SPURS




Fig. 1: DTC-based ADPLL architecture.




Fig. 3: Simulated fractional spur level.

The fractional spur level is simulated to be -28.80 dBc/Hz . The estimation error of the fractional spur level is only 1.26 dB, which is small enough to be accepted. It proves that formula (3) is very helpful to determine the in-band spur level.

To close the gap between the simulation result and the theoretical value, further derivation is done to give a precise relationship between NTW and DTC nonlinearity. In Figure 2, following equations are valid.

$$\Phi_E[k] = \Phi_R[k] - \Phi_V[k] \quad (3)$$

$$\Phi_R[k] = k \cdot FCW + \Phi_{rn}[k] \quad (4)$$

$$\Phi_V[k] = k \cdot \frac{f_0}{f_r} + \sum_{n=1}^k NTW[n] \quad (5)$$

$$NTW[k] = \alpha \Phi_E[k] + \rho \sum_{n=1}^k \Phi_E[n] \quad (6)$$

$$\bar{\Phi}_E = 0 \quad (7)$$

What interests us is how Φ_E and NTW change as Φ_{rn} . Formula 6 can be written as $NTW[k] = k_c + \alpha \Phi_E[k] + \rho \sum_{n=1}^k \Phi_E[n]$. k_c is a constant, given by $\rho \sum_{n=1}^{m-1} \Phi_E[n]$, which approximates $FCW - \frac{f_0}{f_r}$. Formula 3, formula 4 and formula 5 give

$$\begin{aligned} \Phi_E[k] &= k \cdot FCW + \Phi_{rn}[k] - k \cdot \frac{f_0}{f_r} - \sum_{n=1}^k NTW[n] \\ &= k \cdot \left(FCW - \frac{f_0}{f_r} - k_c \right) + \Phi_{rn}[k] - \\ &\quad \sum_{l=2}^k \left(\alpha \Phi_E[l] - \rho \sum_{n=m}^l \Phi_E[n] \right) \end{aligned} \quad (8)$$

The formula above can be simplified by taking $k_c = FCW - \frac{f_0}{f_r}$. It is based on the fact that in type-II system, the phase error approaches zero. As the above equation shows, the first term should be zero, independent of k . Then the remained terms also equal zero. By z-transform, we can get

$$\Phi_E = \frac{1 - 2z^{-1} + z^{-2}}{(1 + \alpha + \rho) - (\alpha + 2)z^{-1} + z^{-2}} \Phi_{rn} \quad (9)$$

$z = e^{sT_r} \approx 1 + sT_r = 1 + 2j\pi f_{rn}T_r$. If we only consider DTC nonlinearity, then f_{rn} is the fractional spur's frequency, which is 200 kHz in the simulation. Then

$$\begin{aligned} |\theta_p| &= \frac{f_r}{f_{rn}} \left| \alpha + \frac{\rho}{1 - z^{-1}} \right| \left| \frac{1 - 2z^{-1} + z^{-2}}{(1 + \alpha + \rho) - (\alpha + 2)z^{-1} + z^{-2}} \right| A_{\Phi_{rn}} \\ &= \frac{50 \text{ MHz}}{200 \text{ kHz}} \cdot 0.1976 \cdot 0.1367 \cdot 0.01 \\ &= 0.0675 \end{aligned}$$

With formula (2), the fractional spur level is -29.43 dBc/Hz . The Bessel function also yields the same value. In addition, the observed value of θ_p is 0.068 in the simulation. It can be concluded that -29.43 dBc is the theoretical fractional spur level. It is closer to the simulation result -28.80 dBc . The 0.63 dB gap is due to the computational error of the spectrum calculation code. As a summary, the key difference between the two methods is how they get the relationship between DCO output jitter and DTC nonlinearity.

IV. DTC GAIN CALIBRATION

An LMS algorithm is chosen here to calibrate the DTC gain, K_{DTC} . It works by iteratively diminishing the correlation between an error signal (here: the phase error) and a forcing signal (here: PHR_f being the accumulated FCW_f). When PVT changes, the DTC gain is no longer correct and so the phase error increases linearly in one cycle of the sweeping DTC control codes. Fig. 4 shows the scheme of the proposed DTC gain calibration. $(1 - PHR_f)$ is approximately linearly correlated with the noise n . $1/K_{DTC}$ is the coefficient needed to be updated. At its optimum point, \hat{e} do not have the part correlated with $1 - PHR_f$. It is around zero at last. LMS algorithm makes DTC tracks the current transfer function by adjusting DTC gain.




Fig. 4: Block diagram of DTC gain calibration.

As shown in Figure 5, the blue transfer function will at last tracks the black transfer function. The DTC gain has only one value to suppress the PVT variation, but not DTC nonlinearity, INL for example. The analysis proves that when DTC gain is tuned manually, the first spur can be suppressed while other spurs' level may go to even higher values.

For illustration simplicity, assume INL has a sinusoidal wave and is applied in Figure 5. LMS algorithm has to be improved. Divide the DTC control words into 4 equal parts. Each contains 8 control numbers. In each part, the correlation between the detected phase error and $1 - PHR_f$ still exists. What's more, there is another correlation relationship in each piece of the PHR_f , as described in [7]. That makes it practical to calibrate DTC gain with four segments. In Figure 5, 4 gain values are adaptively updated. As a result four lines tracks the sinusoidal curve, greatly reducing the phase error amplitude.




Fig. 5: DTC transfer function.

To illustrate the effectiveness of 3-points nonlinearity cancellation algorithm, Figure 7 is shown. The peak value of the nonlinearity applied is $0.1T_V$. It is so large that the spur level can be -16.86 dBc if one-value DTC gain calibration algorithm is used. When 3-points nonlinearity cancellation is used, the highest spur level is reduced to -42.03 dBc . 3 points means only when $\text{phrf}=0.25$, $\text{phrf}=0.5$, $\text{phrf}=0.75$ (along with $\text{phrf}=0.0$), the phase error is fed into the LMS algorithm. With more points, even lower spur level can be achieved. That means, with multiple gain values, the LMS can cancel the nonlinearity.




Fig. 6: DTC transfer function.

V. CONCLUSION

A pseudo phase-domain method is proposed to accurately estimate the level of fractional spurs that are due to the DTC nonlinearity. Being a scalar value, a wrong value of the DTC gain produces fractional spurs located at $\min(f_R/FCW_f, f_R/(1-FCW_f))$ and its harmonic frequencies, even though the DTC might be perfectly linear. The induced phase error behaves like a sawtooth wave in the time domain. From the analysis, it can be concluded that to keep the fractional spur level below -38 dBc , DTC gain should be




Fig. 7: Phase noise comparison with the 3-point nonlinearity cancellation.

calibrated within 1% error. To leave a margin, even smaller error is required. That highly sensitive characteristic drives the need to use multiple DTC gains. In this way, DTC nonlinearity is not a limitation of the DTC-counter-based ADPLL, because it can be digitally calibrated. With multiple values of DTC gain adopted in the adaptive algorithm, such as 3-point nonlinearity cancellation, fractional spurs can be suppressed by more than 20 dB without sacrificing the in-band noise floor level.

REFERENCES

- [1] R. B. Staszewski et al., "All-digital PLL and transmitter for mobile phones," *J. Solid-State Circuits*, vol. 40, no. 12, pp. 2469–2482, 2005.
- [2] R. B. Staszewski et al., "Spur-free multirate all-digital PLL for mobile phones in 65nm CMOS," *J. of Solid-State Circuits (JSSC)*, vol. 46, iss. 12, pp. 2904–2919, Dec. 2011.
- [3] Vamvakos et al., "Noise analysis of time-to-digital converter in all-digital PLLs," *IEEE Dallas Circuits and Systems Workshop*, pp. 87–90, 2006.
- [4] N. Pavlovic and J. Bergervoet, "A 5.3GHz digital-to-time-converter-based fractional-N all-digital PLL," *IEEE Solid-State Circuits Conference (ISSCC)*, pp. 54–56, 2011.
- [5] J. Zhuang and R. B. Staszewski, "A low-power all-digital PLL architecture based on phase prediction," *IEEE International Conf. on Electronics, Circuits, and Systems (ICECS)*, pp. 797–800, 2012.
- [6] V. K. Chillara et al., "An 860μw 2.1-to-2.7 GHz all-digital PLL-based frequency modulator with a dtc-assisted snapshot tdc for WPAN (Bluetooth smart and Zigbee) applications," *Solid-State Circuits Conference (ISSCC)*, pp. 172–173, IEEE, 2014.
- [7] S. Levantino, G. Marzin, and C. Samori, "An adaptive pre-distortion technique to mitigate the DTC nonlinearity in digital PLLs," *J. Solid-State Circuits*, vol. 49, no. 8, pp. 1762–1772, 2014.
- [8] C.-M. Hsu et al., "A low-noise wide-BW 3.6-GHz digital fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation," *J. Solid-State Circuits*, vol. 43, no. 12, pp. 2776–2786, 2008.
- [9] S. Levantino and C. Samori, "Nonlinearity cancellation in digital PLLs," *IEEE Custom Integrated Circuits Conference (CICC)*, pp. 1–8, 2013.
- [10] C.-R. Ho and M. S.-W. Chen, "A fractional-N DPLL with adaptive spur cancellation and calibration-free injection-locked TDC in 65nm CMOS," *IEEE Radio Frequency Integrated Circuits Symposium*, pp. 97–100, 2014.
- [11] K. Raczkowski et al., "A 9.2–12.7 GHz wideband fractional-n subsampling PLL in 28nm CMOS with 280fs rms jitter," *IEEE Radio Frequency Integrated Circuits Symposium*, pp. 89–92, IEEE, 2014.