

Analytical Approach to Statistical Logic Cell Delay Analysis and its Extension to a Timing Graph

Dmytro Mishagli*, Elena Blokhina[†] and Tom Brazil[‡]

School of Electrical and Electronic Engineering,
University College Dublin, Ireland

*Email: dmytro.mishagli@ucdconnect.ie

[†]Email: elena.blokhina@ucd.ie

[‡]Email: tom.brazil@ucd.ie

Steve Hollands

Synopsys

Dublin, Ireland

Email: steve.hollands@synopsys.com

Abstract—In this paper we propose a new methodology to determine the delay of combinational circuits within the framework of statistical static timing analysis (SSTA). The methodology is based on exact analytical solutions for the probability density functions of logic gate delays. Assuming initial delays of the input arrival times and operation time of gates to be normally distributed, the non-Gaussian distribution of the resulting delay of a gate is obtained, as well as its first two moments. This allowed us to propose a novel closed-loop algorithm for the calculation of delay propagation in combinational circuits. Possible extensions and future steps are discussed.

I. INTRODUCTION

The continuous reduction of feature size is creating new challenges for the timing analysis of digital integrated circuits (ICs) as process-related uncertainties begin to dominate behavior. A digital IC design must operate safely at the specified frequency of the clocks without any timing violations, which is typically checked by timing analysis tools [1]–[5].

In general, there are two methods for performing the timing analysis of an IC, dynamic and static. Dynamic timing analysis, or dynamic timing verification, requires the creation of a vector of all possible input transitions and input arrival times for each gate. The number of such input vectors grows exponentially with the number of possible gate pins,

which makes dynamic timing analysis ineffective for modern ICs with millions of multi-input gates.

Another method which has less computation cost is a static timing analysis that approximates the maximum and minimum delays of an IC [4]. Static timing analysis (STA) does not depend on the data values being applied at the input pins. Traditionally, STA is deterministic, so that the circuit delay is computed for specific process conditions: i.e., process parameters, supply voltage and temperature are all assumed to be fixed and uniformly applied to all devices. Then, a so-called corner file is created to determine the delay of the gates.

As technology continues to scale down, the impact of process variations (such as process-voltage-temperature variations) on timing grows (see eg. [6], [7]). Also variations arise from the manufacturing process (e.g. transistor length is difficult to control exactly). Moreover, with decreasing size of transistors and interconnect width, the variations of electrical characteristics can be of the same order as nominal values. Therefore, the use of approaches known as statistical static timing analysis (SSTA) is increasing [8], [9].

Within the SSTA all delays are treated as random variables with corresponding probability density functions (PDFs) [10]–[20]. Three main challenges of SSTA that have been addressed with different

degrees of success: (i) impact of spatial correlations, (ii) non-analytical operations such as $\max$, and (iii) non-Gaussian distributions of variations. The correlations for both Gaussian and non-Gaussian cases were considered in [10], [11], [21]. A block-based incremental timing analysis framework was proposed and analysed in [12], [17], [18]. The approximation for the maximum operation applied to random variables was considered, e.g. in [18], [22]–[26]. We address the interested reader to the review articles [27]–[30].

Recent papers show an increasing interest in SSTA [31]–[36], and the need for fast algorithms for stochastic analysis has increased [37]. For this reason, the aim of this study is to initiate a new statistical approach that relies on an analytical treatment of one gate. We propose a closed form expression for the “maximum” operation ($\max$) with consequent convolution with a delay representing a gate and/or interconnect delay. In this study, for the purposes of simplicity we approximate obtained exact non-Gaussian distribution of gate delay then by a Gaussian in a manner described in [38] by matching two first moments. This allows us to investigate the degree of deviation of the exact distribution from Gaussian one. While the approach appears to be standard, it allows one to see the ‘mechanism’ of the skewness and kurtosis formation. In principle, the proposed algorithm can be extended to a number of practically important cases such as correlated variables and non-Gaussian model distributions. As is expected, working with an analytical approach would not be time and resource demanding and would allow a faster analysis of a very large circuit.

The article is organized as follows. Section II introduced a general statement of the problem where we relate a combination logic circuit to its graph and explain the statement of the problem as a mathematical problem of delay propagation through that graph. Section III describes the steps that are involved in the analysis of delay propagation through one node (gate): taking the $\max$ operation and performing convolution with gate and/or interconnect delay. Section IV presents the results of simulations and comparison with a reference method (Monte-Carlo). Finally, Section V presents discussions on

further development of the method and conclusions.

II. STATEMENT OF THE PROBLEM

A combinational logic circuit traditionally is represented by its timing graph [2], [5]. Edges of the graph represent gates and vertex set is for inputs and outputs of the logic gates (see Fig. 1). The vertices are either representing inputs of gates or gate’s output. Sometimes timing graphs are presented in more detail for gates: each gate is presented by a set of vertices, one of which is output and the rest is input. But we will keep the simple structure as presented in the figure.

Since the gates have internal structure presented by corresponding combination of transistors, this results in a characteristic time needed for gates to operate. This is one of the sources of delays in a circuit. Due to delays, input signals can have different arrival times and, therefore, the delay of a gate is determined by the maximum of input delays.

So, the main problem of timing analysis for such circuits can be formulated as the mathematical problem of calculating the $\max$ function of arrival times. In other words, this is a problem for the graph optimization.

On the other hand, operation time of a gate can have a significant impact on circuit delay, in addition to the arrival times. In such a case the delay of a gate itself should be added to the result of the $\max$ function.

The situation is straightforward in the case of deterministic timing analysis, but it is not the case when uncertainty arises. When it is necessary to include variations of parameters, the SSTA is required. In such a case arrival and gate operation times are described by random variables (RVs) given by corresponding distributions.

The situation becomes even more dramatic in a lower scale, when variations are of the order of the nominal values of parameters. Here, the problem of calculating of the $\max$ of two or more RVs discussed in the Introduction occurs.

At the same time, it is impossible to ignore interconnect delays [39]. However, the latter can be added to the gate delay. Thus, the procedure of




Fig. 1. An example combinational circuit and its timing graph.

the delay computation in one gate with two inputs can be written as

$$\dots + \max(D_1, D_2) + D_{\text{gate}} + D_{\text{int}} + \dots, \quad (1)$$

where D_1, D_2 are input signal delays, D_{gate} is a gate delay and D_{int} is an interconnect delay. In the case of Gaussian distributions, the convolution for the latter two terms can be easily performed, resulting to another Gaussian distribution.

In the next section we look in a detail at the delay propagation inside logic gates.

III. LOGIC GATE DELAY

Let us consider a simple logic gate with two inputs, and let us suppose we have two arrival signals with known delays, A and B , and these delays are distributed normally. We shall describe these delays as Gaussian variables, X_1 and X_2 , with given mean values, μ_1 and μ_2 , and variances, σ_1^2 and σ_2^2 . Note, the correlations are not discussed in this consideration, but all obtained results can be easily generalized to the correlated case.

A. Handling the max Operation

The computing of a maximum is not a straightforward task since the operation is non-linear (see [18], [26]). The situation is even more complicated when applied to randomly distributed variables. For the RVs X_1 and X_2 with probability density functions (PDF) $f_1(x)$ and $f_2(x)$ and cumulative distribution functions (CDF) $\Phi_1(x)$ and $\Phi_2(x)$ the task is to determine the PDF of another RV, $\max(X_1, X_2)$. For the case of non-overlapping distributions the

$\max$ is simply the PDF with a biggest mean value. In other words, the initial Gaussian shape holds after the application of the max operation.

The situation is different if RVs are distributed closely to each other and their PDFs overlap. The PDF of $\max(X_1, X_2)$ in this case is clearly non-Gaussian. If X_1 and X_2 are distributed normally (as we are assuming here), the maximum can be obtained analytically. A well-known result is the PDF $f_{\max}(x)$ of a maximum of two independent Gaussian RVs, X_1 and X_2 , equals to

$$f_{\max}(x) = f_1(x)\Phi_2(x) + f_2(x)\Phi_1(x). \quad (2)$$




Fig. 2. Illustration for the delay propagation in a logic gate. At the stage (a) two inputs, A and B , with some distributions arrive to a gate. The delay of arrival is determined as $\max(A, B)$ at the stage (b) and leads to a new non-Gaussian distribution. At the same time, a gate has its own operation time which is given by a distribution (c). Thus, the distribution of the gate delay (d) requires the convolution of the obtained distribution (b) and given (c).




Fig. 3. A cascade of combinational circuits from Fig. 1.

We are not considering correlations between variations in this study (this will be reported elsewhere). However, we would like to point out that introducing correlations at this stage will not make any substantial difficulties. The interested reader can find the correlated case, for instance, in [25].

B. Making the convolution with a gate delay

Let us now assume that the operation time of a gate leads to a delay that can be described as a Gaussian RV X_3 with known mean μ_3 and variance σ_3^2 , and the PDF $f_3(x)$. Then, the total delay of a gate is determined by two independent terms, the maximum arrival delay considered above and the delay due to operation time of a gate itself. Since these quantities are RVs, the total delay is also an RV $X = \max(X_1, X_2) + X_3$. In terms of distributions, the *convolution* of $\max(X_1, X_2)$ and X_3 should be performed:

$$(f_{\max} * f_3)(x) = \int_{-\infty}^{\infty} f_{\max}(x') f_3(x - x') dx'. \quad (3)$$

The latter expression (3) leads to the integrals of a kind

$$I(b) = \int_{-\infty}^{\infty} e^{-t^2} \operatorname{erf}(at + b) dt, \quad (4)$$

where a and b stand for some parameters. Such an integral can be taken by differentiation under the sign of an integral over a parameter b (see

also [40], [41]). Doing that and integrating the result, $\int_0^b I'_b(x) dx$, one obtains

$$I(b) = \sqrt{\pi} \cdot \operatorname{erf} \left[b \left(\frac{1}{1 + a^2} \right)^{\frac{1}{2}} \right]. \quad (5)$$

Therefore, after the corresponding algebra one obtains the PDF of the total gate delay $f_{\text{tot}}(\dots)$ as a function of all initial delays in the following form

$$f_{\text{tot}}(\dots) = \frac{1}{2\sqrt{2\pi}} [I_{12}(x) + I_{21}(x)], \quad (6)$$

where $I_{ij}(x)$ ($i \neq j = 1, 2$) are

$$I_{ij}(x) = \frac{1}{\sqrt{\sigma_3^2 + \sigma_i^2}} \exp(-\alpha_i x^2 + \beta_i x + \gamma_i) \times \left\{ 1 + \operatorname{erf} \left[b_{ij}(x) \left(\frac{1}{1 + a_{ij}^2} \right)^{\frac{1}{2}} \right] \right\}, \quad (7)$$

and

$$\begin{aligned} \alpha_i &= \frac{1}{2} \frac{1}{\sigma_3^2 + \sigma_i^2}, \quad \beta_i = 2(\mu_3 + \mu_i)\alpha_i, \\ \gamma_i &= -(\mu_3 + \mu_i)^2 \alpha_i = -\frac{1}{2}(\mu_3 + \mu_i)\beta_i \\ a_{ij} &= \frac{\sigma_3 \sigma_i}{\sigma_j \sqrt{\sigma_3^2 + \sigma_i^2}}, \\ b_{ij}(x) &= \frac{\sigma_i^2 x + \sigma_3^2 \mu_i - \sigma_i^2 \mu_3 - (\sigma_3^2 + \sigma_i^2) \mu_j}{\sqrt{2}(\sigma_3^2 + \sigma_i^2) \sigma_j}. \end{aligned} \quad (8)$$

The exact form of a PDF allows one to determine corresponding moments of a distribution. These results are not presented here in view of their excessive length.

C. Summarizing as an algorithm

We have obtained an exact expression for the distribution of a delay through AND-gate assuming that initial delays are normally distributed. Thus, it is crucial for the input delays in a gate to be in a Gaussian form. This allows us to build a closed-loop algorithm as follows.

- (i) At the very first step two delays are taken as Gaussian RVs, $X_1 \sim N(\mu_1, \sigma_1)$ and $X_2 \sim N(\mu_2, \sigma_2)$. The mean values and variances are given.

- (ii) The delay at the input of a gate is calculated as $\max(X_1, X_2)$ using (2).
- (iii) If a gate itself has its own pre-assigned delay, which is also assumed to be Gaussian RV $X_3 \sim N(\mu_3, \sigma_3)$, then the convolution is performed and the PDF of a resulting delay should be calculated according to (6)–(8).
- (iv) The mean μ and variance σ^2 of the total skewed non-Gaussian distribution can be calculated now.
- (v) The obtained distribution of a delay is approximated now by a Gaussian one with determined μ and σ^2 in (iv). Now this new Gaussian distribution is considered as a distribution for the gate's delay and then translated to the next gate.

Algorithm 1: GATEDELAY finds the PDF of a delay of combinational circuits.

Input: μ_i, σ_i of gates' operation times,
number of gates N_G

Output: PDF, mean and variance of the delay
of a circuit

```

1 for  $i \leftarrow 1, N_G$  do
2    $\max \leftarrow (2)$ 
3    $\text{convolution} \leftarrow (6)\text{--}(8)$ 
4   Determine  $\mu_{\text{tot}}$  and  $\sigma_{\text{tot}}$  of a total gate delay
5   Approximate actual PDF with the Gaussian
6 return final PDF of a circuit

```

Below a simple realization of the algorithm as well as the discussion of possible extensions.

IV. SIMULATION RESULTS

To test the performance of the algorithm a set of realistic parameters of input signal delays for the circuit from Fig. 1 were chosen and are summarized in the Table I. Here I_i ($i = 1, \dots, 6$) are corresponding delays of input signals. The gate delay G_0 was assumed equally distributed for all gates, and the results for the cases $G_0 \sim N(80, 40)$ and $G_0 \sim N(40, 10)$ are presented correspondingly in Fig. 4 and 5.

In the simulation, 10^7 samples were used for each gate, and the algorithm was 960 times faster than an




Fig. 4. Probability density function (a) and cumulative density function (b) of the circuit delay ($G_0 \sim N(80, 40)$). The mean is 438 ps from Monte Carlo and 449 ps from the Algorithm, error in mean deviation is 39%.

MC simulation. One can see slight deviation in the average value for both cases, but a more significant error in the determination of σ .

Also the algorithm was applied to a cascade of circuits (see. Fig. 3) with a total number of 46 gates and to a series of randomly generated graphs with a total number of 100 gates. The results are not presented here.

V. DISCUSSIONS AND CONCLUSIONS

The complexity of modern circuits increases and as a result it is impossible to apply Monte-Carlo based methods to verify them. However verification is more important than ever since the uncertainty (parameter variation) is next-generation CMOS circuits will have even greater impact. Statistical static timing analysis is considered to be helpful, but there are certain issues associated with it.




Fig. 5. Probability density function (a) and cumulative density function (b) of the circuit delay ($G_0 \sim N(40, 10)$). The mean is 291 ps from MC and 294 ps from the Algorithm, error in mean deviation is 7.5%.

TABLE I
INPUT SIGNAL DELAY PARAMETERS FOR THE CIRCUIT FROM
FIG. 1

pin	distribution
I_1	$N(100, 45)$
I_2	$N(50, 30)$
I_3	$N(140, 60)$
I_4	$N(100, 30)$
I_5	$N(50, 30)$
I_6	$N(75, 35)$

The major issue is that the commonly accepted uncorrelated “Gaussian” assumption is not the case: ongoing research indicates that either a gate delay distribution is not Gaussian, or the result of max operation is strongly non-Gaussian. This is the weakest link in all current statistical methods because this means that the simple expressions for the delay distributions are not valid any more. To

address some of the resulting issues, see e.g. [26].

The max operation distorts significantly the distribution of the delay. Even though the actual gate and interconnect delays are considered to be Gaussian, when delay propagates it quickly becomes non-Gaussian. The error accumulates and for certain combinations of gate distributions a considerable error results. The effect may not be critical for some parameters but can lead to significant errors in others.

In this work we propose semi-analytical algorithm based on Gaussians distributions but which goes beyond existing results and allows further generalization. The key outcome is the fully analytical expression for the convolution of max of two Gaussians with the gate and/or interconnect delay. Then, at every iteration of the algorithm the resulting non-Gaussian distribution is approximated by a Gaussian one. Indeed, approximation of non-Gaussian by matching two first moments is a standard tool. Also the approximation can be done in a more accurate way as the error minimization problem [24]. We would like to reiterate that the main aim of this research is to study the feasibility of approximations by Gaussians and the trades-off of these approximations.

We see several advantages and possible extensions of this work as follows. Firstly, it is based on analytical expressions which are fast to compute. Secondly, the results can be expanded to correlated variables: while the expression can be somewhat complex but it will not bring any substantial difficulty. Thirdly, the semi-analytical approach can be, in principle, derived for other model distributions that can accommodate skewness and kurtosis, which are the major sources of the inaccurate prediction of σ . At the moment one of the algorithm steps that makes it semi-analytical is the replacements of the gate output distribution with a Gaussian one. This is, as was pointed out, the weakest link of all statistical approaches which in principal may result in wrong standard deviation. Working with other model distributions will improve this. We are seeking to address these issues in our on-going research.

ACKNOWLEDGEMENT

This work has emanated from research supported in part by Synopsys, Ireland, and a research grant from Science Foundation Ireland (SFI) and is co-funded under the European Regional Development Fund under Grant Number 13/RC/2077. The authors would like to thank also to Paul Frain, Adrian Wrixon and Kelvin Le for stimulating discussions.

REFERENCES

- [1] S. H. Gerez, Ed., *Algorithms for VLSI Design Automation*. Wiley, 1998.
- [2] S. Sapatnekar, *Timing*. Springer-Verlag, 2004.
- [3] M. Orshansky, S. Nassif, and D. Boning, *Design for Manufacturability and Statistical Design: A Constructive Approach*, ser. Series on Integrated Circuits and Systems. Springer, 2008.
- [4] J. Bhasker and R. Chadha, *Static Timing Analysis for Nanometer Designs. A Practical Approach*. Springer, 2009.
- [5] L. Lavagno, I. L. Markov, G. Martin, and L. K. Scheffer, Eds., *Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology*. CRC Press, 2016.
- [6] C. Y. Lee and N. K. Jha, "Fincanon: A pvt-aware integrated delay and power modeling framework for finfet-based caches and on-chip networks," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 22, no. 5, pp. 1150–1163, May 2014.
- [7] A. Tang and N. K. Jha, "Genfin: Genetic algorithm-based multiobjective statistical logic circuit optimization using incremental statistical analysis," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 3, pp. 1126–1139, Mar 2016.
- [8] A. Srivastava, D. Sylvester, and D. Blaauw, Eds., *Statistical Analysis and Optimization for VLSI: Timing and Power*. Springer, 2005.
- [9] M. Dietrich and J. Haase, Eds., *Process Variations and Probabilistic Integrated Circuit Design*. Springer, 2012.
- [10] H. Chang and S. S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single pert-like traversal," in *Proc. ICCAD*, Nov 2003, pp. 621–625.
- [11] —, "Statistical timing analysis under spatial correlations," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 24, no. 9, 2005.
- [12] H. Chang, V. Zolotov, S. Narayan, and C. Visweswariah, "Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions," in *Proc. DAC*, Jun 2005, pp. 71–76.
- [13] X. Li, J. Le, P. Gopalakrishnan, and L. T. Pileggi, "Asymptotic probability extraction for non-normal distributions of circuit performance," in *Proc. ICCAD*, San Jose, CA, USA, Nov 2004, pp. 2–9.
- [14] J. A. G. Jess, K. Kalafala, S. R. Naidu, R. H. J. M. Otten, and C. Visweswariah, "Statistical timing for parametric yield prediction of digital integrated circuits," in *Proc. DAC*. ACM, 2003, pp. 932–937.
- [15] —, "Statistical timing for parametric yield prediction of digital integrated circuits," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 25, no. 11, pp. 2376–2392, Nov 2006.
- [16] Y. Zhan, A. J. Strojwas, X. Li, L. T. Pileggi, D. Newmark, and M. Sharma, "Correlation-aware statistical timing analysis with non-gaussian delay distributions," in *Proc. DAC*, Jun 2005, pp. 77–82.
- [17] C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan, "First-order incremental block-based statistical timing analysis," pp. 331–336, 2004. [Online]. Available: <http://doi.acm.org/10.1145/996566.996663>
- [18] C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan, D. K. Beece, J. Piaget, N. Venkateswaran, and J. G. Hemmett, "First-order incremental block-based statistical timing analysis," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 25, no. 10, pp. 2170–2180, Oct. 2006.
- [19] H. Fatemi, S. Nazarian, and M. Pedram, "Statistical logic cell delay analysis using a current-based model," in *Proc. DAC*, San Francisco, California, USA, Jul 2006, pp. 253–256.
- [20] J. Jung and T. Kim, "Variation-aware false path analysis based on statistical dynamic timing analysis," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 31, no. 11, pp. 1684–1697, Nov 2012.
- [21] J. Singh and S. S. Sapatnekar, "A scalable statistical static timing analyzer incorporating correlated non-gaussian and gaussian parameter variations," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 27, no. 1, pp. 160–173, Jan. 2008.
- [22] C. S. Amin, N. Menezes, K. Killpack, F. Dartu, U. Choudhury, N. Hakim, and Y. I. Ismail, "Statistical static timing analysis: how simple can we get?" in *Proceedings. 42nd Design Automation Conference, 2005.*, Jun 2005, pp. 652–657.
- [23] A. Mutlu, K. J. Le, M. Celik, D. s. Tsien, G. Shyu, and L. C. Yeh, "An exploratory study on statistical timing analysis and parametric yield optimization," in *Proc. ISQED*, San Jose, CA, USA, Mar 2007, pp. 677–684.
- [24] D. Sinha, H. Zhou, and N. V. Shenoy, "Advances in computation of the maximum of a set of gaussian random variables," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 26, no. 8, pp. 1522–1533, Aug 2007.
- [25] S. Nadarajah and S. Kotz, "Exact distribution of the max/min of two gaussian random variables," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 16, no. 2, pp. 210–212, Feb 2008.
- [26] A. M. Baker, "Max operation in statistical static timing analysis on the non-gaussian variation sources for vlsi circuits," Ph.D. dissertation, Electrical and Computer Engineering, University of Nevada, 2013.
- [27] R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," *Proceedings of the IEEE*, vol. 89, no. 4, pp. 490–504, Apr 2001.
- [28] C. Visweswariah, "Death, taxes and failing chips," in *Proc. DAC*. IEEE, Jun. 2003, pp. 343–347.
- [29] I. Nitta, T. Shibuya, and K. Homma, "Statistical static timing analysis technology," *Fujitsu Sci. Tech. J.*, vol. 43, no. 4, pp. 516–523, Oct. 2007.

- [30] D. Blaauw, K. Chopra, A. Srivastava, and L. Scheffer, "Statistical timing analysis: From basic principles to state of the art," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 4, no. 8, 2008.
- [31] J. Chung and J. A. Abraham, "Concurrent path selection algorithm in statistical timing analysis," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 21, no. 9, pp. 1715–1726, Sept 2013.
- [32] A. Lange, C. Sohrmann, R. Jancke, J. Haase, I. Lorenz, and U. Schlichtmann, "Probabilistic standard cell modeling considering non-gaussian parameters and correlations," in *Proc. DATE*, Mar 2014, pp. 1–4.
- [33] A. Lange, I. Harasymiv, O. Eisenberger, F. Roger, J. Haase, and R. Minixhofer, "Towards probabilistic analog behavioral modeling," in *Proc. ISCAS*, May 2015, pp. 2728–2731.
- [34] A. Lange, C. Sohrmann, R. Jancke, J. Haase, B. Cheng, A. Asenov, and U. Schlichtmann, "Multivariate modeling of variability supporting non-gaussian and correlated parameters," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 35, no. 2, pp. 197–210, Feb 2016.
- [35] V. Rao, D. Sinha, N. Srimal, and P. K. Maurya, "Statistical path tracing in timing graphs," in *Proc. DAC*, Jun 2016, pp. 1–6.
- [36] I. Kovacs, M. opa, A. Buzo, and G. Pelz, "An accurate yield estimation approach for multivariate non-normal data in semiconductor quality analysis," in *Proc. SMACD*, Jun 2017, pp. 1–4.
- [37] A. Zjajo, Q. Tang, M. Berkelaar, J. P. de Gyvez, A. D. Buccianico, and N. van der Meijs, "Stochastic analysis of deep-submicrometer cmos process for reliable circuits designs," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, no. 1, pp. 164–175, Jan 2011.
- [38] C. E. Clark, "The greatest of a finite set of random variables," *Oper. Res.*, vol. 9, no. 2, pp. 145–162, Apr. 1961.
- [39] M. Celik, L. Pileggi, and A. Odabasioglu, Eds., *IC Interconnect Analysis*. Kluwer Academic Publishers, 2002.
- [40] E. W. Ng and M. Geller, "A table of integrals of the error functions," *J. Res. Natl. Bur. Stand., Sec. B: Math. Sci.*, vol. 37B, no. 1, pp. 1–20, 1969.
- [41] I. Gradshteyn and I. Ryzhik, *Table of Integrals, Series, and Products*, eighth edition ed., D. Zwillinger and V. Moll, Eds. Boston: Academic Press, 2014.